International Journal of Engineering Science and Advanced Technology (IJESAT)
Vol 26 Issue 03 (March)2026
Received: 10-1-2026 Accepted: 17-2-2026 Published: 30-3-2026

A Comparative Review of Flip-Flop Architectures for Low-Power High-Speed Digital Systems

Korrapadu Mahammad Haneef,
Dept. of Electronics and Communication Engineering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
mahammad.hnf@gmail.com

Saleem Syed,
Dept. of Electronics and Communication Engineering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
saleema7253362@gmail.com

Punnati Tarun Kumar Reddy,
Dept. of Electronics and Communication Engineering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
punnatitarun9@gmail.com

Shaik Rayan,
Dept. of Electronics and Communication Enginnering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
rayanshaik1229@gmail.com

Shaik Mohammed Zubeir,
Dept. of Electronics and Communication Engineering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
zubeir036@gmail.com

Midde Mallikarjuna,
Dept. of Electronics and Communication Engineering,
Annamacharya Institute of Technology and Sciences, Kadapa, India.
kmmalli57@gmail.com

Abstract*—In Linear Digital Systems, Flip-Flops are important parts that affect power consumption, speed, and overall system stability. The SR, JK, D, T, and Master-Slave JK Flip-Flop designs are carefully compared in the present study using important performance parameters such as propagation delay, power consumption, and transistor count. Replacement between different designs in terms of stable operation and efficiency are shown by the research. The Master-Slave JK Flip-Flop is selected based on the evaluation because of its regular conduct and ability for getting rid of race-around situations. An improved version of this design has been proposed in order to minimize size and power consumption by using less transistors. Moreover, the improved Master-Slave JK Flip-Flop design is used to build a counter. The proposed design is good for high-speed, low-power applications such as modern VLSI systems and Analog-to-Digital converters as it decreases hardware complexity and increases performance.

Keywords*—Flip-Flop, SR Flip-Flop, T Flip-Flop, D Flip-Flop, JK Flip-Flop, Master-Slave JK Flip-Flop, Transistor Reduction, Counter Design, Low Power, Propagation Delay, VLSI, ADC Applications.

I. Introduction

Flip-Flops, which commonly appear in processors, counters, and memory parts, are required components of linear digital systems. The power, speed and stability of the system are all strongly affected by their performance. Efficient Flip-Flop designs that provide high-speed operation while little power use are becoming more and more necessary as VLSI technology develops. Selected improvement is one of the many methods that have been researched to improve overall reliability and performance [1]. In along with means of better performance to lower delay and better control switching [2]. In order to help with high-speed and low- power operations in present circuits, logical designs have also proposed [3]. Additionally, low and small Master-Slave Flip-Flop designs improve the performance of sequential systems [4]. Low-complexity circuit solutions and mixed logic designs are frequently employed in order to improve transistor output because they help lower power consumption and delay in propagation while keeping stable operation [5-6]. Power-efficient designs have also benefited from complex solutions multi-state inverter logic [7-8]. Because they provide stable operation and do away with race-around conditions, Master-Slave JK Flip-Flops are very useful in counter applications [9]. They enable effective counter designs with less transistors when set up in toggle mode, which results in power consumption, a smaller area, and faster operation [10]. High-speed and cost-effective counting is essential ADC applications, where our improved counters are especially helpful [11-12]. In modern digital systems, low-power designs remain the number one goal. Power consumption and delay are greatly decreased by methods that include circuit designs, clock gating, and mixed logic implementation [13]. Low-complexity designs additionally enhance energy efficiency [14]. High-speed and parallel processing skills are possible with new methods like laser and quantum-powered flip-flops [15-16]. Furthermore, radiation-proof designs increase accuracy, which is key in critical situations [17-19]. Better scaling as well as effectiveness are also being made possible by modern advances like based on nanotechnology designs, and permanent flip-flops [20-22]. These improvements continue to increase flip-flop performance in recent digital systems when combined with better clocking systems along with improved designs [23-24].

II. Overall Idea of Flipflops

In electronic systems, flip-flops are small circuits that are used to store a single bit of data. They are important to data storage, timing, and control in electronic systems and run on clock signals. Digital processing systems, memory units, counters, and circuits all make a lot of flip-flops.

Common Flip-Flop types include:

A) SR Flip-Flop
B) JK Flip-Flop
C) D Flip-Flop
D) T Flip-Flop

2250-3676 ijesatj@gmail.com https://www.ijesat.com/

E) Master-Slave Flip-Flop [25].

A. SR Flip-Flop

In this easy storage of data and circuit control of digital devices, the SET-RESET Flip-Flop is a basic variable



circuit. Two inputs, Set and Reset, are used in how it works to control the output states. Common steps can be done with the SR Flip-Flop due to its easy output logic. Fig. 1 shows the response design and constant states of the SR Flip-Flop circuit [26].

Fig. 1. Block Diagram of SR Flip-Flop [26]

B. JK Flip-Flop



Fig. 2. Block Diagram of JK Flip-Flop [27]

The block diagram of a JK Flip-Flop with inputs J.K and CLK is shown in Fig. 2. To make sure stable controlled operation, the circuit has been developed using input circuits and linked logic gates. It allows changes in state during clock shifts since it functions constantly with the clock signal. It is frequently used in digital systems like counters, records, and memories because of its stable operation and scalability [27].

C. D Flip-Flop



Fig. 3. Block diagram of D Flip-Flop [28]

The block diagram of a D Flop-Flop with inputs D and CLK is shown in Fig. 3. Logic gates are devices that and data circuits are used in the electronics architecture to provide smooth and linked operation. It is commonly used in registers. Memory parts, and linear digital devices due to the sends the input data to the output based on the clock signal [28].

D. T Flip-Flop



Fig. 4. Block Diagram of T Flip-Flop [29]

The block diagram of a T Flip-Flop used for a sequential circuit is shown in Fig. 4. It is created up of AND gates and NOR gates that are connected together to form a button. The output does not affect when T=0, and it shifts with a clock signal when T=1. Due to this, the T Flip-Flop can be implemented in memory and clock applications [29].

E. Master-Slave Jk Flipflop



Fig. 5. Block Diagram Master-Slave JK Flip-Flop [30]

The block diagram of a Master-Slave JK Flip-Flop is shown in Fig. 5. It consists of two parts that are connected in series, known to as master and slave. The slave produces the result on the opposite pulse cycle while the master answers

ISSN 2250-3676 ijesatj@gmail.com https://www.ijesat.com/

International Journal of Engineering Science and Advanced Technology (IJESAT)
Vol 26 Issue 03 (March)2026
Received: 10-1-2026 Accepted: 17-2-2026 Published: 30-3-2026

to the clock input. This design offers stable operation and reduces race situations [30].

III. RESULTS AND DESCRIPTION

TABLE I. SR Flip-Flop Performances [26]

Parameter	Value
Flip-Flop Type	SR Flip-Flop
Inputs	S, R
Output	Q
Clock	Not required
Propagation Delay	15 ns
Power Consumption	5 μW
Transistor Count	8
Operation	Set / Reset

TABLE I shows the SR Flip-Flop performance parameters, which explain its basic characteristics and operation. It acts without a clock signal and has Set and Reset inputs. The design uses 5 μW of power and has a propagation delay of 15 ns. It has an improper condition but needs eight transistors [26].

TABLE II. JK Flip-Flop Performance [27]

Parameter	Value
Flip-Flop Type	JK Flip-Flop
Inputs	J, K
Output	Q
Clock	Required
Propagation Delay	25 ns
Power Consumption	15 μW
Transistor Count	16
Operation	Set, Reset, Toggle

The performance parameters of the JK flip-flop are presented in TABLE II, showing its safe operation and function. Set, reset, and toggle functions is provided, and inputs J and K are used with a clock signal. Excellent performance is provided by the design's 25 ns propagation delay, 15 μW power consumption, and 16 transistor needs [27].

TABLE III. D Flip-Flop Performance [28]

Parameter	Value
Flip-Flop Type	D Flip-Flop
Input	D
Output	Q
Clock	Required
Propagation Delay	10 ns
Power Consumption	8 μW
Transistor Count	24
Operation	Data storage

TABLE III. shows the D flip-flop's performance measurements, showing its stable store of data function. It provides perfect transmission of data by using a single input (D) with a clock signal. The design uses 24 transistors, has a propagation delay of 10 ns, and uses 8 μW of power [28].

The performance parameters of the T flip-flop are presented in TABLE IV, as well as shows how it toggles using a single input T and a clock signal. The design provides successful operation with an 18 ns propagation delay, 6 μW of power consumption, and 16 transistors [29].

TABLE IV. T Flip-Flop Performance [29]

Parameter	Value
Flip-Flop Type	T Flip-Flop
Input	T
Output	Q
Clock	Required
Propagation Delay	18 ns
Power Consumption	6 μW
Transistor Count	16
Operation	Toggle

The performance parameters of the Master–Slave JK flip-flop are presented in TABLE V showing its more stable and controlled switch operation. It solves race situations by using inputs J and K with a clock signal. The design uses 32 transistors, has a propagation delay of 40 ns, and uses 25 μW of power [30].

TABLE V. Master–Slave JK Flip-Flop Performance [30]

Parameter	Value
Flip-Flop Type	Master–Slave JK Flip-Flop

ISSN 2250-3676 ijesatj@gmail.com https://www.ijesat.com/

International Journal of Engineering Science and Advanced Technology (IJESAT)
Vol 26 Issue 03 (March)2026
Received: 10-1-2026 Accepted: 17-2-2026 Published: 30-3-2026

Inputs	J, K
Output	Q
Clock	Required
Propagation Delay	40 ns
Power Consumption	25 μW
Transistor Count	32
Operation	Controlled toggle



Fig. 6. Performance comparison of flip-flops in terms of power and delay [26-30].

Fig. 6 shows the power use and propagation delay for various flip-flops. The graph shows that the D and T flip-flops have superior efficiency and less delays than the Master-Slave JK flip-flop, which has higher power consumption and delay. This comparison shows how flip-flop design balances between safety and performance [26-30].

TABLE VI. Performance Comparison of Different Flip-Flop Architectures [26-30]

Parameter	**SR Flip-Flop [26]**	**JK Flip-Flop [27]**	**D Flip-Flop [28]**	**T Flip-Flop [29]**	**Master–Slave JK FF [30]**
Inputs	S, R	J, K	D	T	J, K
Clock Required	No	Yes	Yes	Yes	Yes
Propagation Delay (ns)	15	25	10	18	40
Power Consumption (μW)	5	15	8	6	25
Transistor Count	8	16	24	16	32
Operation	Set/Reset	Set, Reset, Toggle	Data storage	Toggle	Controlled Toggle

Performance Comparison of Different Flip-Flop Architectures TABLE VI according to transistor count, power, and delay. The T flip-flop uses less power while the D flip-flop has a small delay. Since it does not feature clock control, the SR flip-flop uses less transistors. The Master-Slave JK flip-flop shows design limitations by offering stable operation with more power and delay. [26-30].

IV. Conclusion

SR, JK, D, T, and Master-Slave JK flip-flops are compared in terms of delay, power consumption, and transistor count. The Master-Slave JK flip-flop is selected among these due to its stable and constant operation. An improved design is provided to reduce the number of transistors, and this modified flip-flop is used to build a counter. The proposed approach works well for applications like Analog-to-Digital Converters (ADC) and decreases circuit complexity.

References

[1] M. S. Golanbari, M. Ebrahimi, and S. Kiamehr, "Selective flip-flop optimization for circuit reliability," Microprocessors and Microsystems, Springer, 2020.

[2] H. Nath Saha, P. Joshi, and A. Chattopadhyay, "Performance optimization in flip-flop circuit design," in Proc. IEEE 8th Int. Conf., 2018.

[3] V. Abhishek and P. Vimala, "A topological flip-flop design for high-frequency characteristics and low power methodologies," in Proc. 3rd Int. Conf., 2024.

[4] G. Rajesh Krishna and R. Lorenzo, "Design and analysis of low-power and area-efficient master-slave flip-flop," IETE Journal of Research, 2024.

[5] J. F. Lin, Z. J. Hong, C. M. Tsai, B. C. Wu, and S. W. Yu, "Novel low-complexity and low-power flip-flop design," Electronics, 2020.

[6] S. S. Vali, "Design of low delay low power hybrid logic-based flip-flop using FinFET," e-Prime: Advances in Electrical Engineering, Elsevier, 2024.

[7] C. Yin, Y. Zhou, H. Liu, and Q. Xiang, "SEU hardened D flip-flop design with low area overhead," Micromachines, 2023.

[8] P. Indira and M. Kamaraju, "Low power flip-flop design using tri-state inverter logic," Journal of Low Power Electronics, 2019.

[9] M. A. Malik and V. K. Sharma, "Design of low power SR flip-flop with ONOFIC implementation," in Proc. Int. Conf., 2019.

[10] P. K. Vosta and M. Gholami, "A novel and optimized design of D-latch and D flip-flop for QCA-based digital systems," Scientific Reports, 2025.

[11] A. Daraei and S. A. Hosseini, "Alternative design techniques of quaternary latch, flip-flops and counters in nanoelectronics," International Journal of Electronics, 2022.

[12] R. Binaei and M. Gholami, "Using D flip-flop with reset terminal to design PFD in QCA nanotechnology," International Journal of Electronics, 2020.

[13] K. A. Muthappa, A. S. A. Nisha, R. Shastri, and V. Avasthi, "Design of high-speed, low-power non-volatile master slave flip flop," Applied Sciences, Springer, 2023.

[14] A. K. Mishra, D. Vaithiyanathan, and U. Chopra, "Design of ultra-low power 18T adaptive data track flip-flop," International Journal of Circuit Theory and Applications, 2021.

ISSN 2250-3676 ijesatj@gmail.com https://www.ijesat.com/

[15] A. Raja, K. Mukherjee, and J. N. Roy, "Design of dual semiconductor optical amplifier based quaternary flip-flop," Optical and Quantum Electronics, 2022.

[16] K. M. Rao and J. Mohanraj, "Design of high efficient optical composite D/T flip-flop," Journal of System Assurance Engineering, 2023.

[17] R. Sabbaghi-Nadooshan et al., "Efficient design of ternary reversible T flip-flop using QCA," Arabian Journal for Science and Engineering, 2025.

[18] H. Kumar, A. Kumar, and A. Islam, "Comparative analysis of D flip-flops in terms of delay and variability," in Proc. Int. Conf., 2015.

[19] S. Hashemi and K. Navi, "New robust QCA D flip-flop and memory structures," Microelectronics Journal, 2012.

[20] H. K. Akshayini and K. Amodini, "Modified flip-flop with two-phase clocking for low power," in Proc. Int. Conf., 2024.

[21] S. Karunakaran, "High performance VLSI architecture for sense amplifier-based flip-flop," in Proc. Int. Conf., 2024.

[22] R. Jeevitha and M. Mohankumar, "Optimized design of clock-gated D flip-flop using transmission gate," in Proc. Int. Conf., 2025.

[23] A. A. Kulakova and E. B. Lukyanenko, "Synthesis of energy-efficient flip-flop circuits based on MOS structures," Russian Microelectronics, 2020.

[24] P. Jogi, R. Karanam, G. R. Kishore, and R. Biroju, "Low power and less delay circuit shared static flip-flop (LDCSSFF)," in Proc. Innovations Conf., 2021.

[25] V. Rai and T. Chauhan, "Flip-flop and its applications," International Journal of Innovative Research, 2014.

[26] I. Campos-Cantón, E. Campos-Cantón, and H. C. Rosu, "Set-reset flip-flop circuit with simple output logic," Circuits, Systems, and Signal Processing, 2012.

[27] K. N. Maruthi and R. M. Ramchandran, "Design of all optical JK flip-flop," in Proc. Int. Conf., 2016.

[28] M. Afghahi and J. Yuan, "Double-edge-triggered D flip-flops for high-speed CMOS circuits," IEEE Journal of Solid-State Circuits, 2002.

[29] M. A. Marjeghal and R. Sabbaghi-Nadooshan, "A novel fault-tolerant T flip-flop in ternary QCA," Integration, the VLSI Journal, 2025.

[30] K. Singh and S. Mandal, "Test bed for all-optical JK flip-flop using ripple ring resonator," Optik, 2022.